Educational and Research Institute Boards / Undertakings / PSU Closing in 0 days TDR #10858929

Electronic Components And Supplies, Discrete Components, Static Converters, Electrical Industry, Electric Panel, Electrical Panel, Switches and Relay, Rotary Switches, Switch Supply

Issued by Boards / Undertakings / PSU · , West Bengal
Tender Value
Ref. Documents
Estimated cost
Bid Submission
15 Nov 2016
0 days left
EMD
Ref. Documents
Bank guarantee accepted
Document Fee
Ref. Documents
Non-refundable
Tender Type
Online

Tender Overview

Competition Type
NCB
Bidding Type
Tender
Location / State
→ West Bengal
EMD Exemption
Not Available
Quantity
Not Available

Project Description

Supply Of Detailed Technical Specifications · Jtag Download Via Mch Through Ethernet · Jtag Programming Connector At Front Panel · Automatic Arbitration Between Jtag Masters · Target Selection Through Jtag Information · Overrule Of Automatic Operation And Dedicated Selection Of Jtag Target By Front Panel Elements · Multiple Jsm Pinout Configurations Via Fpga Physical Dimemsions · Single-Width Annual Maintenance Contract Module: Width 73.5 Mm ( 2.89 In ) , Depth: 180.6 Mm ( 7.11 In ) Subsystem Processor · Altera Cyclone® Iii Fpga Interface: Backplane · Tcp / Ip: Protocol As Used By The Xilinx Vivado Or Ise Design Suites Supports The Xvc Protocol, Which Allows Jtag Commands To Pass Over Ip To An Embedded System So That A Target Xilinx Fpga Can Be Programmed And / Or Debugged. The Nat-Mch Parses The Ip Packets With A Tcp / Ip Connection And Converts The Packets Into Jtag Commands. After The Packets Are Processed, The Nat-Mch Communicates With The Nat-Jsm Over An Internal Protocol. The Nat-Jsm Switches The Connection To The Target Device And Provides Logical Connection Between The Xvc Server And The Target Fpga. Interfaces: Front Panel · Jtag Header: The Nat-Jsm Provides A Xilinx Compatible 14-Pin Programming Header On The Front Panel. With A Standard Xilinx Programming Adapter, You Can Program Or Debug The Resources In A Mtca System. The Interface Has Been Tested Successfully With The Xilinx Platform Cable Usb Ii. You Select The Programming Target Using The Rotary Switch On The Front Panel Or Through The Web Interface Of The Nat-Mch. · Mini Usb: A Mini Usb Connector On The Front Panel Provides A Direct Connection To The On-Board Usb-To-Jtag Bridge For Common Programming Adapters From Various Vendors. To Use This Programming Interface, The Software Driver Of The Respective Tool Should Support Programming Interfaces Based On The Ftdi Ft2232 Usb-To-Jtag Chip. The Interface Has Been Tested Successfully With Lattice Diamond Programmer 3.0. You Select The Programming Target Using The Rotary Switch On The Front Panel Or Through The Web Interface Of The Nat-Mch. Environmental Conditions · Temperature ( Operating ) : 0ºc To +50ºc With Forced Air Cooling · Temperature ( Storage ) :-40ºc To +85ºc · Relative Humidity:10Perc. To 90Perc. At +55ºc ( Non-Condensing ) Power Consumption Power Is To Be Supplied Through The Backplane Connector, The Onboard Power Converter Has A Range From

AI Tender Summary

OUR REF NO 10858929
AUTHORITY Boards / Undertakings / PSU
TENDER VALUE Ref. Documents
LAST DATE 15-11-2016
Authority
Authority Name Bose Institute
Work Description Supply Of Detailed Technical Specifications · Jtag Download Via Mch Through Ethernet · Jtag Programming Connector At Front Panel · Automatic Arbitration Between Jtag Masters · Target Selection Through Jtag Information · Overrule Of Automatic Operation And Dedicated Selection Of Jtag Target By Front Panel Elements · Multiple Jsm Pinout Configurations Via Fpga Physical Dimemsions · Single-Width Annual Maintenance Contract Module: Width 73.5 Mm ( 2.89 In ) , Depth: 180.6 Mm ( 7.11 In ) Subsystem Processor · Altera Cyclone® Iii Fpga Interface: Backplane · Tcp / Ip: Protocol As Used By The Xilinx Vivado Or Ise Design Suites Supports The Xvc Protocol, Which Allows Jtag Commands To Pass Over Ip To An Embedded System So That A Target Xilinx Fpga Can Be Programmed And / Or Debugged. The Nat-Mch Parses The Ip Packets With A Tcp / Ip Connection And Converts The Packets Into Jtag Commands. After The Packets Are Processed, The Nat-Mch Communicates With The Nat-Jsm Over An Internal Protocol. The Nat-Jsm Switches The Connection To The Target Device And Provides Logical Connection Between The Xvc Server And The Target Fpga. Interfaces: Front Panel · Jtag Header: The Nat-Jsm Provides A Xilinx Compatible 14-Pin Programming Header On The Front Panel. With A Standard Xilinx Programming Adapter, You Can Program Or Debug The Resources In A Mtca System. The Interface Has Been Tested Successfully With The Xilinx Platform Cable Usb Ii. You Select The Programming Target Using The Rotary Switch On The Front Panel Or Through The Web Interface Of The Nat-Mch. · Mini Usb: A Mini Usb Connector On The Front Panel Provides A Direct Connection To The On-Board Usb-To-Jtag Bridge For Common Programming Adapters From Various Vendors. To Use This Programming Interface, The Software Driver Of The Respective Tool Should Support Programming Interfaces Based On The Ftdi Ft2232 Usb-To-Jtag Chip. The Interface Has Been Tested Successfully With Lattice Diamond Programmer 3.0. You Select The Programming Target Using The Rotary Switch On The Front Panel Or Through The Web Interface Of The Nat-Mch. Environmental Conditions · Temperature ( Operating ) : 0ºc To +50ºc With Forced Air Cooling · Temperature ( Storage ) :-40ºc To +85ºc · Relative Humidity:10Perc. To 90Perc. At +55ºc ( Non-Condensing ) Power Consumption Power Is To Be Supplied Through The Backplane Connector, The Onboard Power Converter Has A Range From
Basic Detail
Tender No CAPSS/86/241/CBM-MUCH-SKG)/2016-17
Bidding Type Tender
Location
City
State West Bengal
Key Dates
Publish Date 25 Oct 2016
Submission Date 15 Nov 2016
Open Date 01 Jan 0001
Finance
Tender Value Ref. Documents
Tender Fee Ref. Documents
EMD Ref. Documents
Exemption Not Available

Unlock Full AI Tender Summary

Get instant access to the complete AI-generated analysis — scope, eligibility, timeline & more.

Instant Access Secure Free
Your details are secure and used only for document delivery.

Tender Timeline

Jan 01, 1900
11:30 IST

Tender Published

Tender notice published.

Completed
Nov 15, 2016
17:00 IST

Bid Submission Deadline

Online submission via eProcurement portal.

Completed

Tender Documents

Download All (ZIP) ↓
TenderDetail
Loading tenders